CeloxJIT Simulator for Veryl HDL

Compile Veryl designs with Cranelift for high-speed simulation

JIT Compilation

Compiles simulation code to native machine code via Cranelift for maximum performance.

First-class support for the Veryl hardware description language.

Write testbenches in TypeScript with full type safety and modern tooling.